A bstract-A technique is deseribed for evahsating the effectiveness of production tests for large wale integrated (LSI) circuit chips. It is based on a model for the distribution of faults on a chip. The model requires two pammeters, the average number (no) of faults on a faulty chip and the yield (Y) of good chips. It is assumed that the yield either is kmown or can be calculated from the available formulas. The other parameter, no, is determined from an experimental procedure. Once the model is fully characterized, it allows calculation of the field reject rate as a function of the fault coverage. The technique implicitly takes into account such variables as fault simulator characteristics, the feature size, and the manufacturing environment. An actual LSI circuit is used as an example. Detection of some faults may never be possible, or may be quite irrelevant because of redundancies.
some LSI circuits may be harder to test because of the pin limitation resulting in the lack of direct access to subcircuits, Thus, if the circuit passes the test, one still cannot guarantee that it is free from faults.
'rest designers consider fault coverage as a measure of a test's capability to isolate a faulty circuit. Most present-day simulators that are used to determine the fault coverage can simulate single logical (line-stuck type) faults but cannot evaluate the coverage of actual physical faults (shorts or breaks in metallization or diffusion runs, shorting of substrate with metallization or diffusion
[1], [2] -[4]).
Multiple logical faults are also frequent in the production environment, but the exact relationship between single-and multiple-fault coverage is not well understood [5, p. 21] . Also, different simulators may employ different criteria to detect fault-induced races and oscillations.
Detection of some faults may never be possible, or may be quite irrelevant because of redundancies.
If a test could be generated for the complete design verification of a circuit, Men the faults that are not detected by the test could be ig- Even when only single stuck type faults are targeted, the cost of test development and test application increases very rapidly with an increasing fault coverage requirement.
Since stuck type faults represent only a sample of all possible faults, the coverage of such faults can be regarded as a figure of merit for a test. In this paper we try to answer the question: how is this figure of merit related to the quality of the tested product? It is assumed that the desired value of the stuck-type fault coverage would depend upon the circuit im. plementation, technology, manufacturing environment, and, of course, the required quality level of the tested product. The method developed is based upon a model of fault distribution on the chip. The parameters of this distribution are deter. mined experimentally by examining an actual production lot of chips. The analysis then gives the value of fault coverage required for a given quality (field reject rate [6]) of the tested chips. A previous attempt in this direction [6] was based upon a more restrictive model for the distribution of faults. It produced satisfactory results for chips with high yield (typically, SS1 and MSI), but predicted too pessimistic fault coverage values for larger chips with lower yield. Our analysis is not restricted to any particular type or size of chips and can be applied to all scales of integration. total number of possible faults on a chip probability of exactly n faults being present on a chip probability of a chip being found faulty when tested to a fault coverage f probability of detecting exactly k faults when the chip has n faults present field reject rate for fault coverageỹ ield of chips (probability of a manufactured chip being good) Ybg(~) probability of a faulty chip being tested as good when the fault coverage of tests is f A a parameter depending upon the variance of Do.
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111, THE MODEL
Assume that an integrated circuit chip has n faults. Although there can be several types of faults on the chip, we assume that the faults on the chip are equivalent to n single stuck type of faults, In other words, the faults present on our chip are such that they can be detected by tests that detect n stuck type of faults. We further assume that the yield of good chips is y and that the number of faults n on a faulty chip has a Poisson distribution [7, p. 156]: prob {number of faults = n} p(o) = y, (1) where no is the average number 1 of faults on a faulty chip. In the above expression, the Poisson's density function has been shifted to the right by one unit since it is used for the probability of the number of faults on a defective chip, i.e., n #O, n=l, 2, 3, ..". From (l) , the average number of faults is obtained as
Indeed, the number of terms in the above summation should be equal to the maximum number of faults N. In practice, however, the value of no is much smaller than the maximum number of faults and the use of the infinite sum, which allows a simple result, is numerically quite accurate. The distribution of faults, as given by (1), is characterized by the two parameters y and no.
Furthermore, we assume that the yield y of the chip is known, at least approximately.
In fact, the yield of integrated circuits has been widely studied in the past [8] - [ 14] . The following formula is often used for calculating chip yield [12], [13] :
where [ The parameters Do and h can be determined either experimentally as described in [11 ] or from the results on previously manufactured chips that came off the same processing system. The estimation of the remaining parameter no will be discussed later.
1Notice that the pmame~er no is different from the average numbel of physical defects (Q# ), which is used for calculating the chip yield. In a highly dense circuit, a physical defect can produce several logical faults.
IV.FIELD REJECT RATE
Let us assume that the total number of possible faults on a chip is N, where IV>> no. We test these chips by the tests that detect m faults. The fault coverage is then .f= m/N. Let k(n)be the probability of detecting exactly k faults when a chip has n faults present on it. The, qk (n) is given by the hypergeometric density function [7, pp. 43-44] ()( )
The probability of passing the chip, having n faults, as good is
where f= m/N is the fault coverage of tests. The above approximation is quite accurate for n << <N~f and it will be used in the following analysis. For larger values of n, a better closed form expression is derived in [15] where the accuracy of (5) is also discussed. Now, since the number of faults n on a bad chip is a random number, the probability (or yield) of a bad chip being tested as good is given by Ybg(f) = f 40(n) P(n).
(6) n=l
On substituting from (1) and (5), and simplifying, we get
The field reject rate r(f) is defined as the ratio of the number of bad chips tested as good and the number of all chips that are tested as good [6] . Therefore, r(f) = Ybg(f)/b + Ybg ml and, upon substituting from (7), we obtain Fig. 1 shows a plot of (8) for two different yields, y = 0.80 and 0.20, In each case, two curves corresponding to no = 2 and 10, respectively, are drawn. This graph illustrates the dependence of test result on the parameter no. Consider the yield of 80 percent (say, for an MSI chip). If we wish to test the chip for a field reject rate below 0.5 percent, then the fault coverage should be 95 percent for no = 2 or 38 percent for no = 10. Similarly, for a yield of 20 percent (which is closer to LSI) one would require a fault coverage of 99 or 63 percent, depending upon whether no is taken as 2 or 10. As pointed out earlier, the parameter no not only depends upon the chip size, but may also be a function of technology, design rules, processing environment, etc. We will, therefore, use an experimental procedure for determining this parameter. 
V. EXPERIMENTAL CHARACTERIZATION OF MODEL
Consider the fraction of chips that have been rejected by tests having a fatilt coverage~. This fraction is equrd to the foil owing probability
Upon substitution from (7), we get
For a given chip, the yield y can be calculated from (3). In order to determine no, we start with a set of test patterns which need not have a high fault coverage. These patterns are evaluated on a fault simulator in the same order as they would be applied to the chip. A cumulative fault coverage as a function of the number of test patterns is thus obtained. Next, the patterns are used for testing the chips that are being produced in the processing line. A chip is rejected at the first pattern that it fails. A sufficiently large number of chips (say 100-200) are tested so that the cumulative fraction of rejected chips can be plc)tted as a function of the fault coverage. The calculated yield f'(f), as computed from (9), is also plotted on the same graph for various values of no. The value of no that is closest to the experimental curve is then selected for use in the calculation of the required fault coverage. Experience has shown that in LSI testing a large proportion of the chips is rejected by the first few test patterns. Thus, the graphs of the fraction of rejected chips and the function~(~) exhibit a steeply rising straight-line behavior near the origin. The experimental value of this slope can also be used for determining no since from (9) patterns to the chips. Also, when the yield is not known, no = P'(O) can be used as an estimate. Notice that P'(O) will be a close approximation for no for low-yield chips. Since, for a nonzero yield, P'(O)< no, use of P'(O) in place of no will give a pessimistic (or safe) value of fault coverage; in Fig. 1 , a lower value of no means a higher fault coverage for a given field reject rate.
The procedures for determining no as outlined here will be illustrated by an example in a later section.
VI. FAULT COVERAGE REQUIREMENT
Once no has been evaluated for a chip, the required fault coverage for any specified field reject rate can be computed from (8). It is, however, not very convenient to solve (8) for f. If the required field reject rate is r, then from (8) we get
This result is plotted in Figs. 2-4 for r = 0.01, 0.005, and 0.001, respectively.
One can easily obtain the fault coverage from these graphs. For example, if the field reject rate was specified as 1 in 1000, i.e., r = 0.001, then from yield y = 0.3 and no = 8, the fault coverage should be about 85 percent.
VII. AN LSI EXAMPLE
In this example, we consider an LSI chip containing about 25000 transistors for which test patterns had been evaluated oli the LAMP fault simulator [16] . The results used here were obtained from the testing of wafers on the Fairchild Sentry test system [17] . The yield for this chip was estimated to be about 7 percent.
For each chip, the test pattern number on which the chip first failed was recorded.
The cumulative number of failing chips as a function of the fault coverage is shown in Table 1 . The procedure for obtaining the entries in this table can be understood by examining the first line. After the initialization sequence, on the first pattern at which the tester strobed the chip output, 113 of 277 (i.e., 41 percent) chips failed. From fault simulation, the fault coverage on this pattern was obtained as 5 percent. The results of Table I are plotted in Fig. 5 , where a family of curves,~(.f) versus~for no = 1-12, is also plotted.
The experimental points closely match the curve corresponding to no = 8. Also, if we approximate the slope of~(j) at the origin from the data in the first line in Table I, Taking no =8, we notice from Fig. 2 that for a 1 percent field reject rate, the fault coverage should be about 80 percent. As Fig. 4 indicates, the fault coverage should be improved to 95 percent in order to achieve a field reject rate of 1 in 1000.
The above conclusions differ significantly from those obtained in [6] where the field reject rate was obtained as l-=(1 -y)(I -f).
From this formula, for r = 0.01, y = 0.07, we get~= 99 percent and for r = 0.001,~= 99.9 percent. These fault coverages are significantly higher than those obtained by the analysis presented here and, in fact, represent almost unachievable numbers for LSI circuits. Our analysis would have given similar results for no = 3 or 4. But no = 3 or 4 produces a P(f) versus .f curve which significantly disagrees with the experimental result (see Fig. 5 ). A large chip can be considered as composed of several smaller chips and thus the average number of faults on a large faulty chip would be higher. Also, for a given chip area, one would expect the average number of logical faults to be higher for greater circuit density (e.g., in the case of fine-line technology). The strength of our model lies in the experimental process by which the model parameter (no) is determined for the actual chip being studied.
The influence of the fault model used in determining the fault coverage (e.g., stuck type faults) also influences the value of no. For instance, let us assume that the tests that detect the stuck type faults detect only very few of the actual fault modes of the chip. As the tests are applied, the chips will be rejected at a slower rate and (see Fig. 5 ) we will get a smaller value of no. This would mean (see Figs. 2-4 ) that the fault coverage (as measured in terms of stuck type faults) will have to be higher.
VIII. CONCLUSION
Besides finding the fault coverage requirement for a chip processing line, there are other applications of the technique presented here. One such application is in prediction of the influence of fine-line technology on the testing problem. A given circuit, when implemented with finer design rules, occupies a smaller area. The yield, which largely depends upon the chip area, would be higher. In Figs. 2-4 , a higher yield indicates a lower fault coverage requirement if no was kept freed. However, when the circuit is shrunk into finer features, one should expect many logical faults to be produced by a physical defect.
This phenomenon could result in a higher value of no, thereby further reducing the fault coverage requirement.
In our theory, we have introduced a new parameter no, the average number of faults on a defective chip. No attempt has been made to relate no to the yield. Yield, which has been extensively studied in the past, is known to depend upon the chip area and the defect density. The average number of faults also depends upon the chip area and defect density. Further work should establish at least an empirical relationship between yield and the average number of faults.
Since the completion of this work, the authors have learned of similar work being pursued elsewhere [18] .
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